Understanding programmable device architecture is critical for successful FPGA and CPLD development. Standard building elements feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which house lookup arrays and latches, coupled with programmable interconnect resources. CPLDs usually utilize sum-of-products struc